
TITLE: Verilog to C++ Language Translator INVENTOR: Ghanashyam A. Bailwal DOCKET NO. 15398US01 ATTORNEY: Mirut P. Dalal

100

200

PHONE: 312-775-8000 SHEET 1 OF 4






FIGURE 2

TITLE: Verilog to C++ Language Translator INVENTOR: Ghanashyam A. Bailwal DOCKET NO. 15398US01 ATTORNEY: Mirut P. Dalal

PHONE: 312-775-8000 SHEET 2 OF 4

VERILOG PATTERN	C++ PATTERN / ACTION
# delay statements	Remove # delay statements
idef statements	Translate 'idef statements
`symbols	Remove `symbols
Begin	
End	1
Register definitions	Convert register definitions
Combinatorial assignments	Convert combinatorial assignments
Events	Convert events
Verilog switches	Convert Verilog switches
Verilog Concat expressions	Convert Verilog Concat expressions
Verilog parameters	Convert to C ++ #defines
Verilog consts	Convert to C consts
Verilog bit access macro	Convert bit access macro

FIGURE

TITLE: Verilog to C++ Language Translator INVENTOR: Ghanashyam A. Bailwal

DOCKET NO. 15398US01 ATTORNEY: Mirut P. Dalal PHONE: 312-775-8000 SHEET 3 OF 4




FIGURE 4

TITLE: Verilog to C++ Language Translator INVENTOR: Ghanashyam A. Bailwal DOCKET NO. 15398US01 ATTORNEY: Mirut P. Dalal PHONE: 312-775-8000 SHEET 4 OF 4

